

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 10-261635

(43)Date of publication of application : 29.09.1998

(51)Int.Cl.

H01L 21/3205

(21)Application number : 09-064108

(71)Applicant : MITSUBISHI ELECTRIC CORP

(22)Date of filing : 18.03.1997

(72)Inventor : FUKADA TETSUO
MORI TAKESHI
HASEGAWA MAKIKO
TOYODA YOSHIHIKO


(54) SEMICONDUCTOR DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To suppress the release of a Cu wiring layer from surface by a method, wherein a trench is formed in an insulating layer to interpose an underneath layer in the trench for burying a Cu wiring layer to form a bonding layer covering the wiring layer further forming a cap layer covering the bonding layer.

SOLUTION: A trench 2 is formed in an insulating layer 1, made of silicon oxide film, etc., to form an underneath layer 3 made of TiN, etc., in the trench 2 further forming a Cu wiring layer 4 on the underneath layer 3. Next, a bonding layer 5 covering the Cu wiring layer 4 and the underneath layer 3 for increasing the bonding strength between a cap layer 6 and the Cu wiring layer 4 is formed. At this time, the bonding layer 5 is to be made

of a material for the bonding strength between the bonding layer 5 and the Cu wiring layer 4 to exceed that between the Cu wiring 4 and the cap layer 6 as well as the growing rate of an oxide not exceeding that of the Cu wiring 4. Through these procedures, the connecting strength between the Cu wiring layer 4 and the cap layer 6 can be increased, also enabling the oxidation of the surface of the Cu wiring layer 4 to be suppressed effectively.



BEST AVAILABLE COPY

LEGAL STATUS

[Date of request for examination]

20.01.2000

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

3285509

[Date of registration]

08.03.2002

[Number of appeal against examiner's decision
of rejection]

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

*** NOTICES ***

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The semiconductor device equipped with the insulating layer in which the trench was formed, the wiring layer constituted by the quality of the material which is intervened and embedded in a substrate layer in said trench, and contains Cu, the adhesion layer formed in said trench so that said wiring layer might be covered, and the cap layer formed in said trench so that said adhesion layer might be covered.

[Claim 2] Said adhesion layer is a semiconductor device according to claim 1 with which adhesion reinforcement with said wiring layer is constituted by the quality of the material larger [than the adhesion reinforcement of said wiring layer and said cap layer] and smaller than it [in / in the growth rate of an oxide / said wiring layer].

[Claim 3] The semiconductor device according to claim 1 or 2 which formed the reaction layer by making said adhesion layer and said wiring layer react between said cap layers and said wiring layers.

[Claim 4] The semiconductor device according to claim 3 from which said all adhesion layers located on said wiring layer were changed into said reaction layer.

[Claim 5] It has the insulating layer in which the trench was formed, and the wiring layer constituted by the quality of the material which is intervened and embedded in a substrate layer in said trench, and contains Cu. In the side-attachment-wall upper limit corner section of said trench It is the semiconductor device with which the periphery section of said cap layer extends on the side-attachment-wall upper limit corner section of said trench rounded off by performing processing which rounds off said corner section by performing processing which rounds off this corner section, and forming a cap layer in said trench so that said wiring layer may be covered.

[Claim 6] The side-attachment-wall upper limit corner section of said trench is a semiconductor device according to claim 5 constituted by the curved surface which has the radius of curvature of 2-20nm.

[Translation done.]

NOTICES

JPO and NCIP are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] Especially this invention is embedded in the trench formed in the insulating layer about a semiconductor device, and relates to the semiconductor device which has the wiring layer constituted by the quality of the material containing Cu.

[0002]

[Description of the Prior Art] Since the demand to high integration and improvement in the speed of a semiconductor device is increasing increasingly and it corresponds to such high integration and improvement in the speed, various examination also about a wiring material is made. Especially, about 0.15 micrometers of wiring width of face are considered that a thing usable as a wiring material is limited extremely in subsequent generations. In such an ingredient, using Cu as a wiring material in recent years is proposed.

[0003] An example of the wiring structure in the case of using Cu as a wiring material is shown in drawing 14. The wiring structure shown in this drawing 14 is formed of the wiring process using the method called the so-called "DAMASHIN method." The DAMASHIN method is indicated by monthly publication Semiconductor World 1995.12 "the wiring process using a DAMASHIN method" etc., for example.

[0004] As shown in drawing 14, the trench 2 is formed in the insulating layer 1, in this trench 2, the substrate layer 3 is intervened and the Cu wiring layer 4 is formed. The cap layer 6 is formed so that the top face of this Cu wiring layer 4 may be covered. This cap layer 6 is constituted by TiWN etc. and has the function which controls oxidation of the top face of the Cu wiring layer 4. By having such a cap layer 6, oxidation of the top face of the Cu wiring layer 4 becomes possible [it being controlled effectively and controlling effectively property degradation of a resistance rise of the Cu wiring layer 4 etc.].

[0005] Thus, forming the cap layer 6 is indicated by Shingaku Giho TECHNICAL REPORT OF IEICE.SDM 96-169 (1996-12) "DAMASHIN Cu wiring capped by TiWN" etc., for example.

[0006] Next, the manufacture approach of the wiring structure shown in drawing 14 is explained using drawing 15 - drawing 18. Drawing 15 - drawing 18 are the sectional views showing the 1st process of the production process of the wiring structure shown in drawing 14 - the 4th process.

[0007] With reference to drawing 15, a trench 2 is formed in an insulating layer 1 using a photoengraving-process technique, an etching technique, etc. next, it is shown in drawing 16 -- as -- CVD (Chemical Vapor Deposition) -- TiN layer 3a is formed using law etc., on this TiN layer 3a, the sputtering method etc. is used and Cu layer 4a is formed.

[0008] Next, CMP (Chemical Mechanical Polishing) processing is performed to the above-mentioned Cu layer 4a and TiN layer 3a. Thereby, while exposing the front face of an insulating layer 1, it leaves Cu layer only in a trench 2. Consequently, as shown in drawing 17, the substrate layer 3 and the Cu wiring layer 4 are formed in a trench 2, respectively.

[0009] Next, as shown in drawing 18, TiWN layer 6a is formed using the sputtering method etc. And CMP processing is performed to this TiWN layer 6a. The wiring structure shown in drawing 14 will be acquired through the above process.

[0010]

[Problem(s) to be Solved by the Invention] Although it became possible to control oxidation of the top face of the Cu wiring layer 4 by forming cap layer 6a as mentioned above, when the wiring structure by which the artificer of this application is shown in drawing 14 was made as an experiment, it checked that exfoliation may arise in the interface of the above-mentioned cap layer 6 and the Cu wiring layer 4. As one factor of this exfoliation, it is possible that the adhesion reinforcement of the Cu wiring layer 4 and the cap layer 6 is weak. Moreover, the artificer of this application also checked that it was easy to produce the above-mentioned exfoliation in the periphery section of the cap layer 6. From this, a certain stress concentrates in the periphery section of the cap layer 6, and it is thought that this stress concentration can also serve as a cause of the above-mentioned exfoliation.

[0011] When the above exfoliations arise in the interface of the cap layer 6 and the Cu wiring layer 4, the top face of the Cu wiring layer 4 oxidizes, and we are anxious about property degradation of a resistance rise of the Cu wiring layer 4 etc. And the fall of the yield and the fall of a wiring life will be caused by such property degradation of the Cu wiring layer 4.

[0012] This invention is made in order to solve the above technical problems. The purpose of this invention is to control the exfoliation from the front face of the Cu wiring layer 4.

[0013]

[Means for Solving the Problem] The semiconductor device concerning this invention is equipped with an insulating layer, a wiring layer, an adhesion layer, and a cap layer on one aspect of affairs. A trench is formed in an insulating layer, a substrate layer is intervened in this trench, and a wiring layer is embedded. This wiring layer is constituted by the quality of the material containing Cu. An adhesion layer is formed in a trench so that a wiring layer may be covered, and a cap layer is formed in a trench so that an adhesion layer may be covered. Here, the above-mentioned substrate layer has the diffusion prevention function of the wiring layer ingredient to the inside of an insulating layer, and a function as an adhesion layer of a wiring layer and an insulating layer. Moreover, an adhesion layer has large adhesion reinforcement with the both sides of a wiring layer and a cap layer, and it has the function to connect both firmly. Moreover, a cap layer has oxidation resistance and has the function which controls that a wiring layer oxidizes.

[0014] In addition, it is constituted by the quality of the material with adhesion reinforcement preferably larger [the above-mentioned adhesion layer] than the adhesion reinforcement of a wiring layer and a cap layer and with a cap layer, and the growth rate of an oxide smaller than it in a wiring layer.

[0015] Moreover, it is desirable to form a reaction layer by making an adhesion layer and a wiring layer react between the above-mentioned cap layer and a wiring layer.

[0016] Moreover, when forming a reaction layer as mentioned above, all the adhesion layers located on a wiring layer may be changed into a reaction layer.

[0017] The semiconductor device concerning this invention is equipped with an insulating layer, a wiring layer, and a cap layer on other aspects of affairs. A trench is formed in an insulating layer, a substrate layer is intervened in this trench, and a wiring layer is embedded. This wiring layer is constituted by the quality of the material containing Cu. A cap layer is formed in a trench so that a wiring layer may be covered. And processing which rounds off this corner section is performed to the side-attachment-wall upper limit corner section of a trench. For example, when the above-mentioned insulating layer is constituted by silicon oxide, light etching processing in which the fluoric acid system was used for the insulating layer after the trench was formed is performed. By performing such processing, the trench side-attachment-wall upper limit corner section is rounded off, and the periphery section of the above-mentioned cap layer extends on the side-attachment-wall upper limit corner section of this trench rounded off.

[0018] In addition, as for the side-attachment-wall upper limit corner section of the above-mentioned trench, it is desirable to be constituted by the curved surface which has the radius of curvature of 2-20nm. At this time, as long as it is a thing within the limits of 2-20nm as mentioned above, the side-attachment-wall upper limit corner section of a trench may be constituted by putting in a row the curved surface which has different radius of curvature.

[0019]

[Embodiment of the Invention] Hereafter, the gestalt of implementation of this invention is explained using drawing 1 – drawing 11.

[0020] (Gestalt 1 of operation) The gestalt 1 of implementation of this invention is first explained using drawing 1 – drawing 7. Drawing 1 is the sectional view showing the wiring structure in the gestalt 1 of implementation of this invention.

[0021] The trench 2 is formed in the insulating layer 1 which consists of silicon oxide etc. with reference to drawing 1. The aperture width W of a trench 2 is about 0.18 micrometers, and depth D of a trench 2 is about 0.3 micrometers. In addition, the aspect ratio of a trench 2 may be one to about 1.5.

[0022] In a trench 2, the substrate layer 3 which consists of TiN etc. is formed. The thickness t_1 of this substrate layer 3 is about 10nm. The Cu wiring layer 4 is formed on this substrate layer 3. The thickness t_2 of this Cu wiring layer 4 is about 200nm. In addition, it is also possible to use CuZr, CuTi, CuAl, etc. instead of the Cu wiring layer 4.

[0023] The adhesion layer 5 is formed so that the Cu wiring layer 4 and the substrate layer 3 may be covered. This adhesion layer 5 is formed so that it may raise the adhesion reinforcement of the cap layer 6 and the Cu wiring layer 4 which are formed on the adhesion layer 5, the adhesion reinforcement of the adhesion layer 5 and the Cu wiring layer 4 is larger than the adhesion reinforcement of the Cu wiring layer 4 and the cap layer 6, and it is desirable that the growth rate of an oxide is constituted by the quality of the material smaller than it in the Cu wiring layer 4. While this becomes possible [raising the connection resilience of the Cu wiring layer 4 and the cap layer 6 rather than the conventional example], it becomes possible also about the top face of the Cu wiring layer 4 oxidizing to control effectively.

[0024] As the quality of the material of the above-mentioned adhesion layer 5, Ti, TiN, Cr, aluminum, AlCu, AlSiCu, etc. can be mentioned. Moreover, as for the thickness t_3 of this adhesion layer 5, it is desirable that it is about 3–50nm. By considering as such thickness, the above effectiveness is expectable.

[0025] If the cap layer 6 is this case, it is constituted by TiWN. As shown in drawing 1, this cap layer 6 is embedded in a trench 2 so that the adhesion layer 5 may be covered. Moreover, the thickness t_4 of this cap layer 6 is 30nm – about 77nm. By considering as such thickness, it becomes possible to secure the oxidation resistance of the cap layer 6.

[0026] By forming the above adhesion layers 5, it is thought that it becomes possible to control exfoliation of the cap layer 6 effectively. That this should be proved, the artificer of this application evaluated whether exfoliation of the cap layer 6 would arise, when the adhesion layer 5 was formed. The evaluation result is shown in Table 1. In addition, the case where Ti layer is formed as an adhesion layer 5 is shown by Table 1.

[0027]

[Table 1]

構造	CMP 時の TiWN 層に対するストレス	
	ストレス大(研磨レート大:約 400nm/min.)	ストレス小(研磨レート小:約 100nm/min.)
TiN/Cu/TiWN	配線エッジ部から剥離	配線エッジ部で部分的な剥離有り
TiN/Cu/Ti/TiWN	剥離無し	剥離無し
TiN/Cu/Ti/TiWN(熱処理有り)	剥離無し	剥離無し

[0028] As shown in Table 1, when Ti layer which functions as an adhesion layer 5 is formed, it turns out that exfoliation has not arisen irrespective of the size of the stress to the cap layer after CMP (TiWN layer). From this, it is thought by forming the adhesion layer 5 that it becomes possible to control exfoliation of the cap layer 6 effectively. In addition, also when the above-mentioned quality of the materials other than Ti layer are used as an adhesion layer 5, it is imagined as that from which the same result is obtained. Moreover, although what heat-treated after forming the adhesion layer 5 in Table 1 is indicated, about this, it mentions later.

[0029] Next, the manufacture approach of the wiring structure shown in drawing 1 is explained using drawing 2 – drawing 6. Drawing 2 – drawing 6 are the sectional views showing the 1st

process of the production process of the wiring structure shown in drawing 1 – the 5th process. [0030] With reference to drawing 2, a trench 2 is formed using a photoengraving-process technique and a dry etching technique. It is as having mentioned above about the dimension of this trench 2.

[0031] Next, for example using a CVD method etc., TiN layer 3a is formed in the thickness of about 10nm so that it may extend on an insulating layer 1 from the inside of a trench 2. On this TiN layer 3a, a CVD method or the sputtering method is used and Cu layer 4a with a thickness of about 400nm is formed.

[0032] Next, CMP processing is performed to the above-mentioned Cu layer 4a and TiN layer 3a. This CMP processing may be performed using the slurry of for example, the alumina base. And CMP processing is performed until the main front face of an insulating layer 1 is exposed. Consequently, as shown in drawing 4, while the Cu wiring layer 4 and the substrate layer 3 are formed, the recess section 7 is formed on these. The depth D1 of this recess section 7 is selected so that it may become the sum of the thickness of the adhesion layer 5 and the cap layer 6 which are formed at a next process, and if it is this case, it is about 80nm, for example. In addition, as for the depth D1 of the recess section 7, it is desirable to be set as about 50–80nm and a comparatively small value. Thereby, reduction of the cross section of the Cu wiring layer 4 can be controlled, and the rise of wiring resistance can be controlled.

[0033] Next, as shown in drawing 5, Ti layer 5a is formed in the thickness of about 200nm using the sputtering method etc. And CMP processing is performed to this Ti layer 5a.

[0034] This becomes possible to form the adhesion layer 5 so that it may be embedded in a trench 2, as shown in drawing 6. Then, TiWN layer 6a is further formed in the thickness of about 200nm using the sputtering method etc. And CMP processing is performed also to this TiWN layer 6a. Also in this case, CMP processing using the slurry of the alumina base may be performed. The wiring structure shown in drawing 1 will be acquired through the above process.

[0035] In addition, sequential formation of the above-mentioned Ti layer 5a and the TiWN layer 6a may be carried out, and CMP processing may be performed to these laminated structures.

[0036] Next, the example of application of the wiring structure in the gestalt 1 of this operation is explained using drawing 7. Drawing 7 is the sectional view showing an example of the semiconductor device with which the wiring structure in the gestalt 1 of the above-mentioned operation was applied. Specifically, a part of DRAM (Dynamic Random Access Memory) to which the wiring structure of the gestalt 1 of the above-mentioned operation was applied is shown in drawing 7.

[0037] With reference to drawing 7, the impurity diffusion fields 14a and 14b are formed in the main front face of a silicon substrate 10 so that a channel field may be specified. Trenches 11a and 11b are formed in the both sides of these impurity diffusion fields 14a and 14b. In trench 11a and 11b, insulating layers 12a and 12b are intervened, and the polish recon layers 13a and 13b are formed, respectively.

[0038] The gate insulating layer 15 is intervened on the above-mentioned channel field, and the gate electrode 16 is formed. On the main front face of a silicon substrate 10, layer insulation layer 18a which consists of a silicon oxide etc. is formed so that this gate electrode 16 may be covered. Contact holes 11c and 11d are formed in this layer insulation layer 18a so that it may arrive at the impurity diffusion fields 14a and 14b. In contact hole 11c and 11d, the plug electrodes 17a and 17b which consist of W etc. are formed.

[0039] Layer insulation layer 18b is formed so that layer insulation layer 18a may be covered. A trench 23 is formed in this layer insulation layer 18b, and the substrate layer 19 which consists of TiN etc. is formed in this trench 23. The Cu wiring layer 20 is formed on this substrate layer 19, and the adhesion layer 21 is formed on this Cu wiring layer 20. And on this adhesion layer 21, the cap layer 22 which consists of TiWN is formed. On layer insulation layer 18b, layer insulation layer 18c is formed so that the cap layer 22 may be covered. In addition, although Cu wiring layer may be formed also in this layer insulation layer 18c, that illustration and explanation are omitted.

[0040] (Gestalt 2 of operation) Next, the gestalt 2 of implementation of this invention is explained using drawing 8 and drawing 9. Drawing 8 is the sectional view showing the wiring

structure in the gestalt 2 of implementation of this invention. Drawing 9 is the sectional view showing the modification of the wiring structure shown in drawing 8.

[0041] With reference to drawing 8, the reaction layer 8 is formed between the adhesion layer 5 and the Cu wiring layer 4 with the gestalt 2 of this operation. In this reaction layer 8, it is the layer formed of the counter diffusion of the element which constitutes the Cu wiring layer 4 and the adhesion layer 5, and it becomes possible by forming such a reaction layer 8 to raise the connection resilience of the adhesion layer 5 and the Cu wiring layer 4 further from the case of the gestalt 1 of the above-mentioned operation. Consequently, it becomes possible from the case of the gestalt 1 of operation of the above [exfoliation of the cap layer 6] to control still more effectively.

[0042] As the formation approach of the above-mentioned reaction layer 8, when the adhesion layer 5 is constituted by Ti, it is 200 degrees C - about 400 degrees C in temperature, and can form by performing heat treatment for about 30 minutes within a vacuum or an inert gas ambient atmosphere.

[0043] Next, the modification of the wiring structure shown in drawing 8 is explained using drawing 9. With reference to drawing 9, the adhesion layer 5 located on the Cu wiring layer 4 is altogether changed into the reaction layer 8 in this modification by the above-mentioned heat treatment performed after forming the adhesion layer 5. Also in this case, it becomes possible from the case of the gestalt 1 of operation as well as the above-mentioned case to control exfoliation of the cap layer 6 still more effectively. In addition, in this modification, since it is necessary to change altogether into the reaction layer 8 the adhesion layer 5 located on the Cu wiring layer 4, the suitable heat treatment conditions according to the thickness of the adhesion layer 5 are chosen.

[0044] (Gestalt 3 of operation) Next, the gestalt 3 and modification of implementation of this invention are explained using drawing 10 - drawing 13. Drawing 10 is the sectional view showing the wiring structure in the gestalt 3 of implementation of this invention.

[0045] With reference to drawing 10, with the gestalt 3 of this operation, side-attachment-wall upper limit corner section 2a of a trench 2 is rounded off, and the cap layer 6 is formed so that it may extend on side-attachment-wall upper limit corner section 2a of such a trench 2 rounded off. As already pointed out as a trouble of the conventional example, the observation result of being easy to produce exfoliation in the periphery section of the cap layer 6 is obtained, and it is guessed that it is what a certain stress concentration tends to produce from this in the periphery section of the cap layer 6.

[0046] Then, the artificer of this application rounds off side-attachment-wall upper limit corner section 2a of a trench 2, and was made to make the periphery section of the cap layer 6 extend on this that the stress concentration in the periphery section of the cap layer 6 should be eased, as shown in drawing 10. Thereby, the touch area of the periphery section of the cap layer 6 and an insulating layer 1 can be increased conventionally, and it is thought that it enables this to ease stress concentration. Consequently, it is thought that it becomes possible to control effectively exfoliation of the cap layer 6 which had become a problem in the conventional example.

[0047] Next, the manufacture approach of the wiring structure in the gestalt 3 of this operation is explained using drawing 11 - drawing 12. Drawing 11 - drawing 12 are the sectional views showing the 1st process of the production process of the wiring structure in the gestalt 3 of this operation - the 2nd process.

[0048] After forming a trench 2 with reference to drawing 11 (a) through the same process as the case of the gestalt 1 of the above-mentioned operation, processing which rounds off side-attachment-wall upper limit corner section 2a of a trench 2 is performed. For example, when an insulating layer 1 is silicon oxide, light etching which used the fluoric acid system is performed. Thereby, side-attachment-wall upper limit corner section 2a of a trench 2 is rounded off according to an edge effect.

[0049] Although the enlarged drawing of side-attachment-wall upper limit corner section 2a of a trench 2 is shown in drawing 11 (b), as for side-attachment-wall upper limit corner section 2a, it is desirable to be constituted by the curved surface which has the predetermined radius of

curvature r . And as for this radius of curvature r , it is desirable that it is about 2–20nm. That is because it is thought that spacing during adjoining wiring becomes large and trouble is caused to detailed-ization when it becomes difficult [implementation] very [radius of curvature r] when smaller than 2nm, and radius of curvature r exceeds 20nm. From this, in the range whose radius of curvature r is 2–20nm, it can realize and it is thought that it does not become a problem mostly even if it faces detailed-ization.

[0050] In addition, although the case where the above-mentioned corner section 2a was constituted by the curved surface which has the fixed radius of curvature r was shown in drawing 11 (b), the curved surface which has different radius of curvature r may be put in a row. Moreover, if it sees microscopically, even if it cannot say that it is constituted by the curved surface, what sees on the whole and can be recognized as a curved surface is contained in the concept of the above-mentioned "curved surface."

[0051] Next, with reference to drawing 12, the Cu wiring layer 4 and the substrate layer 3 are formed by the same approach as the case of the gestalt 1 of the above-mentioned operation, on these, the sputtering method etc. is used and TiWN layer 6a with a thickness of about 200nm is formed. And CMP processing is performed to TiWN layer 6a like the case of the gestalt 1 of the above-mentioned operation. This becomes possible to form the cap layer 6 in a trench 2, so that it may extend on side-attachment-wall upper limit corner section 2a of a trench 2, as shown in drawing 10.

[0052] Next, the modification of the gestalt 3 of this operation is explained using drawing 13. As shown in drawing 13, in this modification, the adhesion layer 5 is formed between the cap layer 6 and the Cu wiring layer 4. It is thought that this becomes possible [controlling exfoliation of the cap layer 6 further] from the case of the gestalt 1 of the above-mentioned operation. In addition, also in this modification, a reaction layer 8 like [in the case of the gestalt 2 of the above-mentioned operation] may be formed.

[0053] As mentioned above, although the gestalt of implementation of this invention was explained, it should be thought that the gestalt of the operation indicated this time is [no] instantiation at points, and restrictive. The range of this invention is shown by the claim and it is meant that all modification in a claim, equal semantics, and within the limits is included.

[0054]

[Effect of the Invention] As explained above, on one aspect of affairs of the semiconductor device concerning this invention, an adhesion layer is formed on a wiring layer and a cap layer is formed on this adhesion layer. Since the quality of the material with large adhesion reinforcement with a cap layer and a wiring layer is chosen as an adhesion layer, it becomes possible to control exfoliation of a cap layer effectively by existence of an adhesion layer. It becomes possible about originating in exfoliation of a cap layer and the top face of a wiring layer oxidizing by that cause, to control effectively, and it becomes possible to control generating of a wiring defect effectively. Consequently, while becoming possible to raise the yield conventionally, it becomes possible to also raise a wiring life.

[0055] In addition, when the above-mentioned adhesion layer is constituted by the quality of the material smaller than it [in / the adhesion reinforcement of this adhesion layer and a wiring layer is larger than the adhesion reinforcement of a wiring layer and a cap layer, and / in the growth rate of an oxide / a wiring layer], it becomes possible it not only can to control exfoliation of a cap layer effectively, but to control that the top face of a wiring layer oxidizes by existence of this adhesion layer.

[0056] Moreover, when the reaction layer by making an adhesion layer and a wiring layer react is formed between a cap layer and a wiring layer, it becomes possible from this reaction layer being formed of the counter diffusion of the ingredient of a wiring layer, and the ingredient of an adhesion layer to control exfoliation of a cap layer still more effectively than the above-mentioned case.

[0057] Moreover, all the above-mentioned adhesion layers may be changed into a reaction layer, and it becomes possible to control exfoliation of a cap layer effectively like the case where a reaction layer is formed between an adhesion layer and a wiring layer, also in this case.

[0058] On other aspects of affairs of the semiconductor device concerning this invention, the

side-attachment-wall upper limit corner section of the trench formed in the insulating layer is rounded off. And the cap layer is made to extend on the side-attachment-wall upper limit corner section rounded off in this way. Thereby, it becomes possible to increase the touch area of the periphery section of a cap layer, and an insulating layer conventionally. The stress concentration in the periphery section of the cap layer about which we were anxious in the conventional example can be eased by that cause, and it becomes possible to control exfoliation of a cap layer rather than the conventional example.

[0059] In addition, as for the above-mentioned side-attachment-wall upper limit corner section, it is desirable to be constituted by the curved surface which has the radius of curvature of about 2-20nm, and the effectiveness of not causing trouble even if it can realize easily and faces detailed-ization of a semiconductor device is acquired by making radius of curvature into such within the limits.

[Translation done.]

*** NOTICES ***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

TECHNICAL FIELD

[Field of the Invention] Especially this invention is embedded in the trench formed in the insulating layer about a semiconductor device, and relates to the semiconductor device which has the wiring layer constituted by the quality of the material containing Cu.

[Translation done.]

* NOTICES *

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

PRIOR ART

[Description of the Prior Art] Since the demand to high integration and improvement in the speed of a semiconductor device is increasing increasingly and it corresponds to such high integration and improvement in the speed, various examination also about a wiring material is made. Especially, about 0.15 micrometers of wiring width of face are considered that a thing usable as a wiring material is limited extremely in subsequent generations. In such an ingredient, using Cu as a wiring material in recent years is proposed.

[0003] An example of the wiring structure in the case of using Cu as a wiring material is shown in drawing 14. The wiring structure shown in this drawing 14 is formed of the wiring process using the method called the so-called "DAMASHIN method." The DAMASHIN method is indicated by monthly publication Semiconductor World 1995.12 "the wiring process using a DAMASHIN method" etc., for example.

[0004] As shown in drawing 14, the trench 2 is formed in the insulating layer 1, in this trench 2, the substrate layer 3 is intervened and the Cu wiring layer 4 is formed. The cap layer 6 is formed so that the top face of this Cu wiring layer 4 may be covered. This cap layer 6 is constituted by TiWN etc. and has the function which controls oxidation of the top face of the Cu wiring layer 4. By having such a cap layer 6, oxidation of the top face of the Cu wiring layer 4 becomes possible [it being controlled effectively and controlling effectively property degradation of a resistance rise of the Cu wiring layer 4 etc.].

[0005] Thus, forming the cap layer 6 is indicated by Shingaku Giho TECHNICAL REPORT OF IEICE.SDM 96-169 (1996-12) "DAMASHIN Cu wiring capped by TiWN" etc., for example.

[0006] Next, the manufacture approach of the wiring structure shown in drawing 14 is explained using drawing 15 - drawing 18. Drawing 15 - drawing 18 are the sectional views showing the 1st process of the production process of the wiring structure shown in drawing 14 - the 4th process.

[0007] With reference to drawing 15, a trench 2 is formed in an insulating layer 1 using a photoengraving-process technique, an etching technique, etc. next, it is shown in drawing 16 -- as -- CVD (Chemical Vapor Deposition) -- TiN layer 3a is formed using law etc., on this TiN layer 3a, the sputtering method etc. is used and Cu layer 4a is formed.

[0008] Next, CMP (Chemical Mechanical Polishing) processing is performed to the above-mentioned Cu layer 4a and TiN layer 3a. Thereby, while exposing the front face of an insulating layer 1, it leaves Cu layer only in a trench 2. Consequently, as shown in drawing 17, the substrate layer 3 and the Cu wiring layer 4 are formed in a trench 2, respectively.

[0009] Next, as shown in drawing 18, TiWN layer 6a is formed using the sputtering method etc. And CMP processing is performed to this TiWN layer 6a. The wiring structure shown in drawing 14 will be acquired through the above process.

[Translation done.]

* NOTICES *

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

EFFECT OF THE INVENTION

[Effect of the Invention] As explained above, on one aspect of affairs of the semiconductor device concerning this invention, an adhesion layer is formed on a wiring layer and a cap layer is formed on this adhesion layer. Since the quality of the material with large adhesion reinforcement with a cap layer and a wiring layer is chosen as an adhesion layer, it becomes possible to control exfoliation of a cap layer effectively by existence of an adhesion layer. It becomes possible about originating in exfoliation of a cap layer and the top face of a wiring layer oxidizing by that cause, to control effectively, and it becomes possible to control generating of a wiring defect effectively. Consequently, while becoming possible to raise the yield conventionally, it becomes possible to also raise a wiring life.

[0055] In addition, when the above-mentioned adhesion layer is constituted by the quality of the material smaller than it [in / the adhesion reinforcement of this adhesion layer and a wiring layer is larger than the adhesion reinforcement of a wiring layer and a cap layer, and / in the growth rate of an oxide / a wiring layer], it becomes possible it not only can to control exfoliation of a cap layer effectively, but to control that the top face of a wiring layer oxidizes by existence of this adhesion layer.

[0056] Moreover, when the reaction layer by making an adhesion layer and a wiring layer react is formed between a cap layer and a wiring layer, it becomes possible from this reaction layer being formed of the counter diffusion of the ingredient of a wiring layer, and the ingredient of an adhesion layer to control exfoliation of a cap layer still more effectively than the above-mentioned case.

[0057] Moreover, all the above-mentioned adhesion layers may be changed into a reaction layer, and it becomes possible to control exfoliation of a cap layer effectively like the case where a reaction layer is formed between an adhesion layer and a wiring layer, also in this case.

[0058] On other aspects of affairs of the semiconductor device concerning this invention, the side-attachment-wall upper limit corner section of the trench formed in the insulating layer is rounded off. And the cap layer is made to extend on the side-attachment-wall upper limit corner section rounded off in this way. Thereby, it becomes possible to increase the touch area of the periphery section of a cap layer, and an insulating layer conventionally. The stress concentration in the periphery section of the cap layer about which we were anxious in the conventional example can be eased by that cause, and it becomes possible to control exfoliation of a cap layer rather than the conventional example.

[0059] In addition, as for the above-mentioned side-attachment-wall upper limit corner section, it is desirable to be constituted by the curved surface which has the radius of curvature of about 2-20nm, and the effectiveness of not causing trouble even if it can realize easily and faces detailed-ization of a semiconductor device is acquired by making radius of curvature into such within the limits.

[Translation done.]

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] Although it became possible to control oxidation of the top face of the Cu wiring layer 4 by forming cap layer 6a as mentioned above, when the wiring structure by which the artifice of this application is shown in drawing 14 was made as an experiment, it checked that exfoliation may arise in the interface of the above-mentioned cap layer 6 and the Cu wiring layer 4. As one factor of this exfoliation, it is possible that the adhesion reinforcement of the Cu wiring layer 4 and the cap layer 6 is weak. Moreover, the artifice of this application also checked that it was easy to produce the above-mentioned exfoliation in the periphery section of the cap layer 6. From this, a certain stress concentrates in the periphery section of the cap layer 6, and it is thought that this stress concentration can also serve as a cause of the above-mentioned exfoliation.

[0011] When the above exfoliations arise in the interface of the cap layer 6 and the Cu wiring layer 4, the top face of the Cu wiring layer 4 oxidizes, and we are anxious about property degradation of a resistance rise of the Cu wiring layer 4 etc. And the fall of the yield and the fall of a wiring life will be caused by such property degradation of the Cu wiring layer 4.

[0012] This invention is made in order to solve the above technical problems. The purpose of this invention is to control the exfoliation from the front face of the Cu wiring layer 4.

[Translation done.]

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

MEANS

[Means for Solving the Problem] The semiconductor device concerning this invention is equipped with an insulating layer, a wiring layer, an adhesion layer, and a cap layer on one aspect of affairs. A trench is formed in an insulating layer, a substrate layer is intervened in this trench, and a wiring layer is embedded. This wiring layer is constituted by the quality of the material containing Cu. An adhesion layer is formed in a trench so that a wiring layer may be covered, and a cap layer is formed in a trench so that an adhesion layer may be covered. Here, the above-mentioned substrate layer has the diffusion prevention function of the wiring layer ingredient to the inside of an insulating layer, and a function as an adhesion layer of a wiring layer and an insulating layer. Moreover, an adhesion layer has large adhesion reinforcement with the both sides of a wiring layer and a cap layer, and it has the function to connect both firmly. Moreover, a cap layer has oxidation resistance and has the function which controls that a wiring layer oxidizes.

[0014] In addition, it is constituted by the quality of the material with adhesion reinforcement preferably larger [the above-mentioned adhesion layer] than the adhesion reinforcement of a wiring layer and a cap layer and with a cap layer, and the growth rate of an oxide smaller than it in a wiring layer.

[0015] Moreover, it is desirable to form a reaction layer by making an adhesion layer and a wiring layer react between the above-mentioned cap layer and a wiring layer.

[0016] Moreover, when forming a reaction layer as mentioned above, all the adhesion layers located on a wiring layer may be changed into a reaction layer.

[0017] The semiconductor device concerning this invention is equipped with an insulating layer, a wiring layer, and a cap layer on other aspects of affairs. A trench is formed in an insulating layer, a substrate layer is intervened in this trench, and a wiring layer is embedded. This wiring layer is constituted by the quality of the material containing Cu. A cap layer is formed in a trench so that a wiring layer may be covered. And processing which rounds off this corner section is performed to the side-attachment-wall upper limit corner section of a trench. For example, when the above-mentioned insulating layer is constituted by silicon oxide, light etching processing in which the fluoric acid system was used for the insulating layer after the trench was formed is performed. By performing such processing, the trench side-attachment-wall upper limit corner section is rounded off, and the periphery section of the above-mentioned cap layer extends on the side-attachment-wall upper limit corner section of this trench rounded off.

[0018] In addition, as for the side-attachment-wall upper limit corner section of the above-mentioned trench, it is desirable to be constituted by the curved surface which has the radius of curvature of 2-20nm. At this time, as long as it is a thing within the limits of 2-20nm as mentioned above, the side-attachment-wall upper limit corner section of a trench may be constituted by putting in a row the curved surface which has different radius of curvature.

[0019]

[Embodiment of the Invention] Hereafter, the gestalt of implementation of this invention is explained using drawing 1 - drawing 11 .

[0020] (Gestalt 1 of operation) The gestalt 1 of implementation of this invention is first explained using drawing 1 - drawing 7 . Drawing 1 is the sectional view showing the wiring structure in the

gestalt 1 of implementation of this invention.

[0021] The trench 2 is formed in the insulating layer 1 which consists of silicon oxide etc. with reference to drawing 1. The aperture width W of a trench 2 is about 0.18 micrometers, and depth D of a trench 2 is about 0.3 micrometers. In addition, the aspect ratio of a trench 2 may be one to about 1.5.

[0022] In a trench 2, the substrate layer 3 which consists of TiN etc. is formed. The thickness t1 of this substrate layer 3 is about 10nm. The Cu wiring layer 4 is formed on this substrate layer 3. The thickness t2 of this Cu wiring layer 4 is about 200nm. In addition, it is also possible to use CuZr, CuTi, CuAl, etc. instead of the Cu wiring layer 4.

[0023] The adhesion layer 5 is formed so that the Cu wiring layer 4 and the substrate layer 3 may be covered. This adhesion layer 5 is formed so that it may raise the adhesion reinforcement of the cap layer 6 and the Cu wiring layer 4 which are formed on the adhesion layer 5, the adhesion reinforcement of the adhesion layer 5 and the Cu wiring layer 4 is larger than the adhesion reinforcement of the Cu wiring layer 4 and the cap layer 6, and it is desirable that the growth rate of an oxide is constituted by the quality of the material smaller than it in the Cu wiring layer 4. While this becomes possible [raising the connection resilience of the Cu wiring layer 4 and the cap layer 6 rather than the conventional example], it becomes possible also about the top face of the Cu wiring layer 4 oxidizing to control effectively.

[0024] As the quality of the material of the above-mentioned adhesion layer 5, Ti, TiN, Cr, aluminum, AlCu, AlSiCu, etc. can be mentioned. Moreover, as for the thickness t3 of this adhesion layer 5, it is desirable that it is about 3-50nm. By considering as such thickness, the above effectiveness is expectable.

[0025] If the cap layer 6 is this case, it is constituted by TiWN. As shown in drawing 1, this cap layer 6 is embedded in a trench 2 so that the adhesion layer 5 may be covered. Moreover, the thickness t4 of this cap layer 6 is 30nm - about 77nm. By considering as such thickness, it becomes possible to secure the oxidation resistance of the cap layer 6.

[0026] By forming the above adhesion layers 5, it is thought that it becomes possible to control exfoliation of the cap layer 6 effectively. That this should be proved, the artificer of this application evaluated whether exfoliation of the cap layer 6 would arise, when the adhesion layer 5 was formed. The evaluation result is shown in Table 1. In addition, the case where Ti layer is formed as an adhesion layer 5 is shown by Table 1.

[0027]

[Table 1]

構造	CMP 時の TiWN 層に対するストレス	
	ストレス大(研磨レート大:約 400nm/min.)	ストレス小(研磨レート小:約 100nm/min.)
TiN/Cu/TiWN	配線エッジ部から剥離	配線エッジ部で部分的な剥離有り
TiN/Cu/Ti/TiWN	剥離無し	剥離無し
TiN/Cu/Ti/TiWN(熱処理有り)	剥離無し	剥離無し

[0028] As shown in Table 1, when Ti layer which functions as an adhesion layer 5 is formed, it turns out that exfoliation has not arisen irrespective of the size of the stress to the cap layer after CMP (TiWN layer). From this, it is thought by forming the adhesion layer 5 that it becomes possible to control exfoliation of the cap layer 6 effectively. In addition, also when the above-mentioned quality of the materials other than Ti layer are used as an adhesion layer 5, it is imagined as that from which the same result is obtained. Moreover, although what heat-treated after forming the adhesion layer 5 in Table 1 is indicated, about this, it mentions later.

[0029] Next, the manufacture approach of the wiring structure shown in drawing 1 is explained using drawing 2 - drawing 6. Drawing 2 - drawing 6 are the sectional views showing the 1st process of the production process of the wiring structure shown in drawing 1 - the 5th process.

[0030] With reference to drawing 2, a trench 2 is formed using a photoengraving-process technique and a dry etching technique. It is as having mentioned above about the dimension of this trench 2.

[0031] Next, for example using a CVD method etc., TiN layer 3a is formed in the thickness of

about 10nm so that it may extend on an insulating layer 1 from the inside of a trench 2. On this TiN layer 3a, a CVD method or the sputtering method is used and Cu layer 4a with a thickness of about 400nm is formed.

[0032] Next, CMP processing is performed to the above-mentioned Cu layer 4a and TiN layer 3a. This CMP processing may be performed using the slurry of for example, the alumina base. And CMP processing is performed until the main front face of an insulating layer 1 is exposed.

Consequently, as shown in drawing 4, while the Cu wiring layer 4 and the substrate layer 3 are formed, the recess section 7 is formed on these. The depth D1 of this recess section 7 is selected so that it may become the sum of the thickness of the adhesion layer 5 and the cap layer 6 which are formed at a next process, and if it is this case, it is about 80nm, for example. In addition, as for the depth D1 of the recess section 7, it is desirable to be set as about 50-80nm and a comparatively small value. Thereby, reduction of the cross section of the Cu wiring layer 4 can be controlled, and the rise of wiring resistance can be controlled.

[0033] Next, as shown in drawing 5, Ti layer 5a is formed in the thickness of about 200nm using the sputtering method etc. And CMP processing is performed to this Ti layer 5a.

[0034] This becomes possible to form the adhesion layer 5 so that it may be embedded in a trench 2, as shown in drawing 6. Then, TiWN layer 6a is further formed in the thickness of about 200nm using the sputtering method etc. And CMP processing is performed also to this TiWN layer 6a. Also in this case, CMP processing using the slurry of the alumina base may be performed. The wiring structure shown in drawing 1 will be acquired through the above process.

[0035] In addition, sequential formation of the above-mentioned Ti layer 5a and the TiWN layer 6a may be carried out, and CMP processing may be performed to these laminated structures.

[0036] Next, the example of application of the wiring structure in the gestalt 1 of this operation is explained using drawing 7. Drawing 7 is the sectional view showing an example of the semiconductor device with which the wiring structure in the gestalt 1 of the above-mentioned operation was applied. Specifically, a part of DRAM (Dynamic Random Access Memory) to which the wiring structure of the gestalt 1 of the above-mentioned operation was applied is shown in drawing 7.

[0037] With reference to drawing 7, the impurity diffusion fields 14a and 14b are formed in the main front face of a silicon substrate 10 so that a channel field may be specified. Trenches 11a and 11b are formed in the both sides of these impurity diffusion fields 14a and 14b. In trench 11a and 11b, insulating layers 12a and 12b are intervened, and the polish recon layers 13a and 13b are formed, respectively.

[0038] The gate insulating layer 15 is intervened on the above-mentioned channel field, and the gate electrode 16 is formed. On the main front face of a silicon substrate 10, layer insulation layer 18a which consists of a silicon oxide etc. is formed so that this gate electrode 16 may be covered. Contact holes 11c and 11d are formed in this layer insulation layer 18a so that it may arrive at the impurity diffusion fields 14a and 14b. In contact hole 11c and 11d, the plug electrodes 17a and 17b which consist of W etc. are formed.

[0039] Layer insulation layer 18b is formed so that layer insulation layer 18a may be covered. A trench 23 is formed in this layer insulation layer 18b, and the substrate layer 19 which consists of TiN etc. is formed in this trench 23. The Cu wiring layer 20 is formed on this substrate layer 19, and the adhesion layer 21 is formed on this Cu wiring layer 20. And on this adhesion layer 21, the cap layer 22 which consists of TiWN is formed. On layer insulation layer 18b, layer insulation layer 18c is formed so that the cap layer 22 may be covered. In addition, although Cu wiring layer may be formed also in this layer insulation layer 18c, that illustration and explanation are omitted.

[0040] (Gestalt 2 of operation) Next, the gestalt 2 of implementation of this invention is explained using drawing 8 and drawing 9. Drawing 8 is the sectional view showing the wiring structure in the gestalt 2 of implementation of this invention. Drawing 9 is the sectional view showing the modification of the wiring structure shown in drawing 8.

[0041] With reference to drawing 8, the reaction layer 8 is formed between the adhesion layer 5 and the Cu wiring layer 4 with the gestalt 2 of this operation. In this reaction layer 8, it is the layer formed of the counter diffusion of the element which constitutes the Cu wiring layer 4 and

the adhesion layer 5, and it becomes possible by forming such a reaction layer 8 to raise the connection resilience of the adhesion layer 5 and the Cu wiring layer 4 further from the case of the gestalt 1 of the above-mentioned operation. Consequently, it becomes possible from the case of the gestalt 1 of operation of the above [exfoliation of the cap layer 6] to control still more effectively.

[0042] As the formation approach of the above-mentioned reaction layer 8, when the adhesion layer 5 is constituted by Ti, it is 200 degrees C – about 400 degrees C in temperature, and can form by performing heat treatment for about 30 minutes within a vacuum or an inert gas ambient atmosphere.

[0043] Next, the modification of the wiring structure shown in drawing 8 is explained using drawing 9. With reference to drawing 9, the adhesion layer 5 located on the Cu wiring layer 4 is altogether changed into the reaction layer 8 in this modification by the above-mentioned heat treatment performed after forming the adhesion layer 5. Also in this case, it becomes possible from the case of the gestalt 1 of operation as well as the above-mentioned case to control exfoliation of the cap layer 6 still more effectively. In addition, in this modification, since it is necessary to change altogether into the reaction layer 8 the adhesion layer 5 located on the Cu wiring layer 4, the suitable heat treatment conditions according to the thickness of the adhesion layer 5 are chosen.

[0044] (Gestalt 3 of operation) Next, the gestalt 3 and modification of implementation of this invention are explained using drawing 10 – drawing 13. Drawing 10 is the sectional view showing the wiring structure in the gestalt 3 of implementation of this invention.

[0045] With reference to drawing 10, with the gestalt 3 of this operation, side-attachment-wall upper limit corner section 2a of a trench 2 is rounded off, and the cap layer 6 is formed so that it may extend on side-attachment-wall upper limit corner section 2a of such a trench 2 rounded off. As already pointed out as a trouble of the conventional example, the observation result of being easy to produce exfoliation in the periphery section of the cap layer 6 is obtained, and it is guessed that it is what a certain stress concentration tends to produce from this in the periphery section of the cap layer 6.

[0046] Then, the artificer of this application rounds off side-attachment-wall upper limit corner section 2a of a trench 2, and was made to make the periphery section of the cap layer 6 extend on this that the stress concentration in the periphery section of the cap layer 6 should be eased, as shown in drawing 10. Thereby, the touch area of the periphery section of the cap layer 6 and an insulating layer 1 can be increased conventionally, and it is thought that it enables this to ease stress concentration. Consequently, it is thought that it becomes possible to control effectively exfoliation of the cap layer 6 which had become a problem in the conventional example.

[0047] Next, the manufacture approach of the wiring structure in the gestalt 3 of this operation is explained using drawing 11 – drawing 12. Drawing 11 – drawing 12 are the sectional views showing the 1st process of the production process of the wiring structure in the gestalt 3 of this operation – the 2nd process.

[0048] After forming a trench 2 with reference to drawing 11 (a) through the same process as the case of the gestalt 1 of the above-mentioned operation, processing which rounds off side-attachment-wall upper limit corner section 2a of a trench 2 is performed. For example, when an insulating layer 1 is silicon oxide, light etching which used the fluoric acid system is performed. Thereby, side-attachment-wall upper limit corner section 2a of a trench 2 is rounded off according to an edge effect.

[0049] Although the enlarged drawing of side-attachment-wall upper limit corner section 2a of a trench 2 is shown in drawing 11 (b), as for side-attachment-wall upper limit corner section 2a, it is desirable to be constituted by the curved surface which has the predetermined radius of curvature r . And as for this radius of curvature r , it is desirable that it is about 2–20nm. That is because it is thought that spacing during adjoining wiring becomes large and trouble is caused to detailed-ization when it becomes difficult [implementation] very [radius of curvature r] when smaller than 2nm, and radius of curvature r exceeds 20nm. From this, in the range whose radius of curvature r is 2–20nm, it can realize and it is thought that it does not become a problem

mostly even if it faces detailed-ization.

[0050] In addition, although the case where the above-mentioned corner section 2a was constituted by the curved surface which has the fixed radius of curvature r was shown in drawing 11 (b), the curved surface which has different radius of curvature r may be put in a row. Moreover, if it sees microscopically, even if it cannot say that it is constituted by the curved surface, what sees on the whole and can be recognized as a curved surface is contained in the concept of the above-mentioned "curved surface."

[0051] Next, with reference to drawing 12, the Cu wiring layer 4 and the substrate layer 3 are formed by the same approach as the case of the gestalt 1 of the above-mentioned operation, on these, the sputtering method etc. is used and TiWN layer 6a with a thickness of about 200nm is formed. And CMP processing is performed to TiWN layer 6a like the case of the gestalt 1 of the above-mentioned operation. This becomes possible to form the cap layer 6 in a trench 2, so that it may extend on side-attachment-wall upper limit corner section 2a of a trench 2, as shown in drawing 10.

[0052] Next, the modification of the gestalt 3 of this operation is explained using drawing 13. As shown in drawing 13, in this modification, the adhesion layer 5 is formed between the cap layer 6 and the Cu wiring layer 4. It is thought that this becomes possible [controlling exfoliation of the cap layer 6 further] from the case of the gestalt 1 of the above-mentioned operation. In addition, also in this modification, a reaction layer 8 like [in the case of the gestalt 2 of the above-mentioned operation] may be formed.

[0053] As mentioned above, although the gestalt of implementation of this invention was explained, it should be thought that the gestalt of the operation indicated this time is [no] instantiation at points, and restrictive. The range of this invention is shown by the claim and it is meant that all modification in a claim, equal semantics, and within the limits is included.

[Translation done.]

* NOTICES *

JPO and NCIP are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the sectional view showing the wiring structure of the semiconductor device in the gestalt 1 of implementation of this invention.

[Drawing 2] It is the sectional view showing the 1st process of the production process of the wiring structure shown in drawing 1.

[Drawing 3] It is the sectional view showing the 2nd process of the production process of the wiring structure shown in drawing 1.

[Drawing 4] It is the sectional view showing the 3rd process of the production process of the wiring structure shown in drawing 1.

[Drawing 5] It is the sectional view showing the 4th process of the production process of the wiring structure shown in drawing 1.

[Drawing 6] It is the sectional view showing the 5th process of the production process of the wiring structure shown in drawing 1.

[Drawing 7] It is the fragmentary sectional view of the semiconductor device (DRAM) with which the wiring structure in the gestalt 1 of implementation of this invention was applied.

[Drawing 8] It is the sectional view showing the wiring structure of the semiconductor device in the gestalt 2 of implementation of this invention.

[Drawing 9] It is the sectional view showing the modification of the wiring structure shown in drawing 8.

[Drawing 10] It is the sectional view showing the wiring structure of the semiconductor device in the gestalt 3 of implementation of this invention.

[Drawing 11] (a) is the sectional view showing the 1st process of the production process of the wiring structure shown in drawing 10. (b) is drawing which expanded the side-attachment-wall upper limit corner section of the trench in (a).

[Drawing 12] It is the sectional view showing the 2nd process of the production process of the wiring structure shown in drawing 10.

[Drawing 13] It is the sectional view showing the modification of the wiring structure shown in drawing 10.

[Drawing 14] It is the sectional view showing an example of the wiring structure in the conventional semiconductor device.

[Drawing 15] It is the sectional view showing the 1st process of the production process of the wiring structure shown in drawing 14.

[Drawing 16] It is the sectional view showing the 2nd process of the production process of the wiring structure shown in drawing 14.

[Drawing 17] It is the sectional view showing the 3rd process of the production process of the wiring structure shown in drawing 14.

[Drawing 18] It is the sectional view showing the 4th process of the production process of the wiring structure shown in drawing 14.

[Description of Notations]

1, 12a, a 12b TiWN layer, 7 recess section, 8 reaction layers. An insulating layer, 2, 11a, 11b, 23 3 A trench, 2a side-attachment-wall upper limit corner section, 19 Substrate layer, 3a 4 A TiN

layer, 20 Cu wiring layer, 4a 5 Cu layer, 21 Adhesion layer, 5a 6 Ti layer, 22 A cap layer, 6a

[Translation done.]

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.


1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.*** shows the word which can not be translated.


3.In the drawings, any words are not translated.

DRAWINGS


[Drawing 1]




[Drawing 2]




[Drawing 3]




[Drawing 4]




[Drawing 5]




[Drawing 6]




[Drawing 7]




[Drawing 8]





[Drawing 9]




[Drawing 10]




[Drawing 11]




[Drawing 12]




[Drawing 13]




[Drawing 14]




[Drawing 15]




[Drawing 16]



[Drawing 17]



[Drawing 18]



[Translation done.]

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平10-261635

(43) 公開日 平成10年(1998) 9月29日

(51) Int.Cl.⁶

識別記号

H 0 1 L 21/3205

F I

H 0 1 L 21/88

K

審査請求 未請求 請求項の数6 O L (全 8 頁)

(21) 出願番号 特願平9-64108

(22) 出願日 平成9年(1997) 3月18日

(71) 出願人 000006013

三菱電機株式会社

東京都千代田区丸の内二丁目2番3号

(72) 発明者 深田 哲生

東京都千代田区丸の内二丁目2番3号 三

菱電機株式会社内

(72) 発明者 森 剛

東京都千代田区丸の内二丁目2番3号 三

菱電機株式会社内

(72) 発明者 長谷川 万希子

東京都千代田区丸の内二丁目2番3号 三

菱電機株式会社内

(74) 代理人 弁理士 深見 久郎 (外3名)


最終頁に続く

(54) 【発明の名称】 半導体装置

(57) 【要約】

【課題】 絶縁層に形成されたトレンチ内に埋込まれるCu配線上に形成されるキャップ層の剥離を抑制する。

【解決手段】 絶縁層1に設けられたトレンチ2内に下地層3を介してCu配線層4を形成し、このCu配線層4上に密着層5を形成する。この密着層5上にキャップ層6を形成する。



1: 絶縁層 2: トレンチ 3: 下地層
4: Cu配線層 5: 密着層 6: キャップ層

BEST AVAILABLE COPY

【特許請求の範囲】

【請求項1】 トレンチが形成された絶縁層と、前記トレンチ内に下地層を介在して埋込まれCuを含む材質により構成される配線層と、前記配線層を覆うように前記トレンチ内に形成された密着層と、前記密着層を覆うように前記トレンチ内に形成されたキャップ層と、を備えた、半導体装置。

【請求項2】 前記密着層は、前記配線層との密着強度が前記配線層と前記キャップ層との密着強度よりも大きく、かつ酸化物の成長速度が前記配線層におけるそれよりも小さい材質により構成される、請求項1に記載の半導体装置。

【請求項3】 前記キャップ層と前記配線層との間に、前記密着層と前記配線層とを反応させることにより反応層を形成した、請求項1または2に記載の半導体装置。

【請求項4】 前記配線層上に位置する前記密着層がすべて前記反応層に変換された、請求項3に記載の半導体装置。

【請求項5】 トレンチが形成された絶縁層と、前記トレンチ内に下地層を介在して埋込まれCuを含む材質により構成される配線層とを備え、前記トレンチの側壁上端コーナ部には、該コーナ部を丸める処理が施され、前記配線層を覆うように前記トレンチ内にキャップ層が形成され、前記キャップ層の周縁部は、前記コーナ部を丸める処理が施されることにより丸められた前記トレンチの側壁上端コーナ部に延在する、半導体装置。

【請求項6】 前記トレンチの側壁上端コーナ部は、20～20nmの曲率半径を有する曲面により構成される、請求項5に記載の半導体装置。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】この発明は、半導体装置に関し、特に、絶縁層に形成されたトレンチ内に埋込まれ、Cuを含む材質により構成される配線層を有する半導体装置に関するものである。

【0002】

【従来の技術】半導体装置の高集積化および高速化に対する要求はますます高まりつつあり、このような高集積化および高速化に対応するため、配線材料についてもさまざまな検討がなされている。特に、配線幅が0.15μm程度以降の世代では、配線材料として使用可能なものが極めて限定されてくるものと考えられる。このような材料の中で、近年、Cuを配線材料として用いることが提案されている。

【0003】図14には、Cuを配線材料として使用する場合の配線構造の一例が示されている。この図14に示される配線構造は、いわゆる「ダマシン方式」と呼ば

れる方式を用いた配線プロセスにより形成されたものである。ダマシン方式については、たとえば、月刊Semiconductor World 1995. 12「ダマシン方式を用いた配線プロセス」等に記載されている。

【0004】図14に示されるように、絶縁層1にはトレンチ2が形成されており、このトレンチ2内に下地層3を介在してCu配線層4が形成される。このCu配線層4の上面を覆うようにキャップ層6が形成されている。このキャップ層6は、たとえばTiWN等により構成され、Cu配線層4の上面の酸化を抑制する機能を有する。このようなキャップ層6を有することにより、Cu配線層4の上面の酸化が効果的に抑制され、Cu配線層4の抵抗上昇等の特性劣化を効果的に抑制することが可能となる。

【0005】このようにキャップ層6を形成することについては、たとえば、信学技報TECHNICAL REPORT OF IEICE. SDM96-169 (1996-12)「TiWNでキャップしたダマシンCu配線」等に記載されている。

【0006】次に、図15～図18を用いて、図14に示される配線構造の製造方法について説明する。図15～図18は、図14に示される配線構造の製造工程の第1工程～第4工程を示す断面図である。

【0007】図15を参照して、写真製版技術およびエッチング技術等を用いて、絶縁層1にトレンチ2を形成する。次に、図16に示されるように、CVD (Chemical Vapor Deposition) 法を用いてTiN層3aを形成し、このTiN層3a上にスパッタリング法などを用いてCu層4aを形成する。

【0008】次に、上記のCu層4aとTiN層3aとにCMP (Chemical Mechanical Polishing) 処理を施す。それにより、絶縁層1の表面を露出させるとともにトレンチ2内にのみCu層を残す。その結果、図17に示されるように、トレンチ2内に下地層3とCu配線層4とがそれぞれ形成される。

【0009】次に、図18に示されるように、スパッタリング法などを用いて、TiWN層6aを形成する。そして、このTiWN層6aにCMP処理を施す。以上の工程を経て、図14に示される配線構造が得られることとなる。

【0010】

【発明が解決しようとする課題】上記のようにキャップ層6aを形成することによりCu配線層4の上面の酸化を抑制することが可能となるが、本願の発明者が図14に示される配線構造を試作したところ、上記のキャップ層6とCu配線層4との界面で剥離が生じる場合があることを確認した。この剥離の1つの要因として、Cu配線層4とキャップ層6との密着強度が弱いということが考えられる。また、本願の発明者は、上記の剥離が、キャップ層6の周縁部において生じやすいことをも確認し

た。このことより、キャップ層6の周縁部において何らかの応力が集中し、この応力集中も上記の剥離の一因となり得るものと考えられる。

【0011】キャップ層6とCu配線層4との界面において上記のような剥離が生じることにより、Cu配線層4の上面が酸化され、Cu配線層4の抵抗上昇等の特性劣化が懸念される。そして、このようなCu配線層4の特性劣化により、歩留りの低下や配線寿命の低下を招くこととなる。

【0012】この発明は、上記のような課題を解決するためになされたものである。この発明の目的は、Cu配線層4の表面からの剥離を抑制することにある。

【0013】

【課題を解決するための手段】この発明に係る半導体装置は、1つの局面では、絶縁層と、配線層と、密着層と、キャップ層とを備える。絶縁層にはトレンチが形成され、このトレンチ内に下地層を介して配線層が埋込まれる。この配線層は、Cuを含む材質により構成される。密着層は、配線層を覆うようにトレンチ内に形成され、キャップ層は、密着層を覆うようにトレンチ内に形成される。ここで、上記の下地層は、絶縁層の中への配線層材料の拡散防止機能および配線層と絶縁層との密着層としての機能を有する。また、密着層は、配線層とキャップ層との双方との密着強度が大きく、両者を強固に接続する機能を有する。また、キャップ層は、耐酸化性を有し、配線層が酸化されるのを抑制する機能を有する。

【0014】なお、上記の密着層は、好ましくは、キャップ層との密着強度が配線層とキャップ層との密着強度よりも大きく、かつ酸化物の成長速度が配線層におけるそれよりも小さい材質により構成される。

【0015】また、上記のキャップ層と配線層との間に、密着層と配線層とを反応させることにより反応層を形成することが好ましい。

【0016】また、上記のように反応層を形成する場合には、配線層上に位置する密着層をすべて反応層に変換してもよい。

【0017】この発明に係る半導体装置は、他の局面では、絶縁層と、配線層と、キャップ層とを備える。絶縁層にはトレンチが形成され、このトレンチ内に下地層を介して配線層が埋込まれる。この配線層は、Cuを含む材質により構成される。キャップ層は、配線層を覆うようにトレンチ内に形成される。そして、トレンチの側壁上端コーナ部には、このコーナ部を丸める処理が施される。たとえば、上記の絶縁層がシリコン酸化膜により構成される場合には、トレンチが形成された後の絶縁層に、フッ酸系を用いたライトエッチング処理を施す。このような処理が施されることによりトレンチ側壁上端コーナ部は丸められ、この丸められたトレンチの側壁上端コーナ部に、上記のキャップ層の周縁部が延在する。

【0018】なお、上記のトレンチの側壁上端コーナ部は、2~20nmの曲率半径を有する曲面により構成されることが好ましい。このとき、上記のように2~20nmの範囲内のものであれば、異なる曲率半径を有する曲面を連ねることによりトレンチの側壁上端コーナ部が構成されてもよい。

【0019】

【発明の実施の形態】以下、図1~図11を用いて、この発明の実施の形態について説明する。

【0020】（実施の形態1）まず、図1~図7を用いて、この発明の実施の形態1について説明する。図1は、この発明の実施の形態1における配線構造を示す断面図である。

【0021】図1を参照して、シリコン酸化膜などからなる絶縁層1にはトレンチ2が形成されている。トレンチ2の開口幅Wは、たとえば0.18μm程度であり、トレンチ2の深さDは0.3μm程度である。なお、トレンチ2のアスペクト比は1~1.5程度であってもよい。

【0022】トレンチ2内には、たとえばTiNなどからなる下地層3が形成される。この下地層3の厚みt1は、たとえば、10nm程度である。この下地層3上にはCu配線層4が形成される。このCu配線層4の厚みt2は、たとえば200nm程度である。なお、Cu配線層4の代わりにCuZr, CuTi, CuAl等を使用することも可能である。

【0023】Cu配線層4および下地層3を覆うように密着層5が形成される。この密着層5は、密着層5上に形成されるキャップ層6とCu配線層4との密着強度を高めるべく形成されるものであり、密着層5とCu配線層4との密着強度がCu配線層4とキャップ層6の密着強度よりも大きく、かつ酸化物の成長速度がCu配線層4におけるそれよりも小さい材質により構成されることが好ましい。それにより、Cu配線層4とキャップ層6との接続強度を従来例よりも高めることが可能となるとともに、Cu配線層4の上面が酸化されることをも効果的に抑制することが可能となる。

【0024】上記の密着層5の材質としては、Ti, TiN, Cr, Al, AlCu, AlSiCu等を挙げることができる。また、この密着層5の厚みt3は、3~50nm程度であることが好ましい。このような厚みとすることにより、上述のような効果が期待できる。

【0025】キャップ層6は、この場合であれば、TiWNにより構成される。このキャップ層6は、図1に示されるように、密着層5を覆うようにトレンチ2内に埋込まれる。また、このキャップ層6の厚みt4は、たとえば30nm~77nm程度である。このような厚みとすることにより、キャップ層6の耐酸化性を確保することが可能となる。

【0026】上記のような密着層5を形成することによ

10

20

30

40

50

り、キャップ層6の剥離を効果的に抑制することが可能となるものと考えられる。本願の発明者は、このことを立証すべく、密着層5を形成した場合にキャップ層6の剥離が生ずるか否かの評価を行なった。その評価結果が

表1に示されている。なお、表1では、密着層5としてTi層を形成した場合が示されている。

【0027】

【表1】

構造	CMP時のTiWN層に対するストレス	
	ストレス大(研磨レート大:約400nm/min.)	ストレス小(研磨レート小:約100nm/min.)
TiN/Cu/TiWN	配線エッジ部から剥離	配線エッジ部で部分的な剥離有り
TiN/Cu/Ti/TiWN	剥離無し	剥離無し
TiN/Cu/Ti/TiWN(熱処理有り)	剥離無し	剥離無し

【0028】表1に示されるように、密着層5として機能するTi層を形成した場合には、CMP後のキャップ層(TiWN層)に対するストレスの大小にかかわらず剥離が生じていないのがわかる。このことより、密着層5を形成することにより、キャップ層6の剥離を効果的に抑制することが可能となるものと考えられる。なお、密着層5としてTi層以外の上記材質を用いた場合にも同様の結果が得られるものと推察される。また、表1には、密着層5を形成した後に熱処理を施したものについても記載されているが、これについては後述する。

【0029】次に、図2～図6を用いて、図1に示される配線構造の製造方法について説明する。図2～図6は、図1に示される配線構造の製造工程の第1工程～第5工程を示す断面図である。

【0030】図2を参照して、たとえば写真製版技術とドライエッチング技術とを用いて、トレンチ2を形成する。このトレンチ2の寸法については上述したとおりである。

【0031】次に、たとえばCVD法等を用いて、トレンチ2内から絶縁層1上に延在するように10nm程度の厚みにTiN層3aを形成する。このTiN層3a上に、CVD法あるいはスパッタリング法を用いて、400nm程度の厚みのCu層4aを形成する。

【0032】次に、上記のCu層4aとTiN層3aとにCMP処理を施す。このCMP処理は、たとえばアルミナベースのスラリーを用いて行なってもよい。そして、絶縁層1の主表面が露出するまでCMP処理を行なう。その結果、図4に示されるように、Cu配線層4と下地層3とが形成されるとともに、これらの上にリセス部7が形成される。このリセス部7の深さD1は、後の工程で形成される密着層5とキャップ層6との厚みの和となるように選定され、この場合であれば、たとえば80nm程度である。なお、リセス部7の深さD1は、50～80nm程度と比較的小さい値に設定されることが好ましい。それにより、Cu配線層4の断面積の減少を抑制でき、配線抵抗の上昇を抑制できる。

【0033】次に、図5に示されるように、たとえばスパッタリング法等を用いて、200nm程度の厚みにTi層5aを形成する。そして、このTi層5aにCMP処理を施す。

【0034】それにより、図6に示されるように、トレンチ2内に埋込まれるように密着層5を形成することが可能となる。その後、さらにスパッタリング法等を用いて、TiWN層6aを200nm程度の厚みに形成する。そして、このTiWN層6aにもCMP処理を施す。この場合にも、アルミナベースのスラリーを用いたCMP処理を行なってもよい。以上の工程を経て、図1に示される配線構造が得られることとなる。

【0035】なお、上記のTi層5aとTiWN層6aとを順次形成し、これらの積層構造にCMP処理を施すものであってもよい。

【0036】次に、図7を用いて、本実施の形態1における配線構造の適用例について説明する。図7は、上記の実施の形態1における配線構造が適用された半導体装置の一例を示す断面図である。具体的には、上記の実施の形態1の配線構造が適用されたDRAM(Dynamic Random Access Memory)の一部が図7に示されている。

【0037】図7を参照して、シリコン基板10の主表面にはチャネル領域を規定するように不純物拡散領域14a、14bが形成される。この不純物拡散領域14a、14bの両側にはトレンチ11a、11bが形成される。トレンチ11a、11b内には絶縁層12a、12bを介在してポリシリコン層13a、13bがそれぞれ形成される。

【0038】上記のチャネル領域上にはゲート絶縁層15を介在してゲート電極16が形成される。このゲート電極16を覆うようにシリコン基板10の主表面上には、シリコン酸化物などからなる層間絶縁層18aが形成される。この層間絶縁層18aには、不純物拡散領域14a、14bに到達するようにコンタクトホール11c、11dが形成される。コンタクトホール11c、11d内にはWなどからなるプラグ電極17a、17bが形成される。

【0039】層間絶縁層18aを覆うように層間絶縁層18bが形成される。この層間絶縁層18bにはトレンチ23が形成され、このトレンチ23内にはTiN等からなる下地層19が形成される。この下地層19上にはCu配線層20が形成され、このCu配線層20上には密着層21が形成される。そして、この密着層21上には、TiWNからなるキャップ層22が形成される。キ

ャップ層22を覆うように層間絶縁層18b上には層間絶縁層18cが形成される。なお、この層間絶縁層18c内にもCu配線層が形成されてもよいが、その図示と説明は省略する。

【0040】(実施の形態2)次に、図8と図9を用いて、この発明の実施の形態2について説明する。図8は、この発明の実施の形態2における配線構造を示す断面図である。図9は、図8に示される配線構造の変形例を示す断面図である。

【0041】図8を参照して、本実施の形態2では、密着層5とCu配線層4との間に反応層8が形成されている。この反応層8とは、Cu配線層4と密着層5とを構成する元素の相互拡散により形成された層であり、このような反応層8を形成することにより、上記の実施の形態1の場合よりもさらに密着層5とCu配線層4との接続強度を高めることが可能となる。その結果、キャップ層6の剥離を上記の実施の形態1の場合よりもさらに効果的に抑制することが可能となる。

【0042】上記の反応層8の形成方法としては、密着層5がたとえばTiにより構成される場合には、200℃～400℃程度の温度で、真空あるいは不活性ガス雰囲気内での30分程度の熱処理を施すことにより形成可能である。

【0043】次に、図9を用いて、図8に示される配線構造の変形例について説明する。図9を参照して、本変形例では、密着層5を形成した後には上記の熱処理により、Cu配線層4上に位置する密着層5がすべて反応層8に変換されている。この場合にも、上記の場合と同様に、実施の形態1の場合よりもさらに効果的にキャップ層6の剥離を抑制することが可能となる。なお、本変形例では、Cu配線層4上に位置する密着層5をすべて反応層8に変換する必要があるため、密着層5の厚みに応じた適切な熱処理条件が選択される。

【0044】(実施の形態3)次に、図10～図13を用いて、この発明の実施の形態3とその変形例について説明する。図10は、この発明の実施の形態3における配線構造を示す断面図である。

【0045】図10を参照して、本実施の形態3では、トレンチ2の側壁上端コーナ部2aが丸められ、このような丸められたトレンチ2の側壁上端コーナ部2a上に延在するようにキャップ層6が形成されている。従来例の問題点として既に指摘したように、キャップ層6の周縁部において剥離が生じやすいという観察結果が得られており、このことからキャップ層6の周縁部において何らかの応力集中が生じやすいのではないかと推察される。

【0046】そこで、本願の発明者は、キャップ層6の周縁部での応力集中を緩和すべく、図10に示されるように、トレンチ2の側壁上端コーナ部2aを丸め、この上にキャップ層6の周縁部を延在させるようにした。そ

れにより、キャップ層6の周縁部と絶縁層1との接触面積を従来よりも増大させることができ、それにより応力集中を緩和することが可能となると考えられる。その結果、従来例で問題となっていたキャップ層6の剥離を効果的に抑制することが可能となると考えられる。

【0047】次に、図11～図12を用いて、本実施の形態3における配線構造の製造方法について説明する。図11～図12は、本実施の形態3における配線構造の製造工程の第1工程～第2工程を示す断面図である。

【0048】図11(a)を参照して、上記の実施の形態1の場合と同様の工程を経てトレンチ2を形成した後、トレンチ2の側壁上端コーナ部2aを丸める処理を施す。たとえば、絶縁層1がシリコン酸化膜の場合には、フッ酸系を用いたライトエッチングを行なう。それにより、トレンチ2の側壁上端コーナ部2aがエッジ効果により丸められる。

【0049】図11(b)には、トレンチ2の側壁上端コーナ部2aの拡大図が示されているが、側壁上端コーナ部2aは、所定の曲率半径rを有する曲面により構成されることが好ましい。そして、この曲率半径rは、2～20nm程度であることが好ましい。それは、曲率半径rが2nmより小さい場合には実現が極めて困難となり、曲率半径rが20nmを超えた場合には隣接する配線間の間隔が大きくなり微細化に支障をきたすと考えられるからである。このことより、曲率半径rが2～20nmの範囲では実現可能であり、微細化に際してもほぼ問題とならないと考えられる。

【0050】なお、図11(b)には、一定の曲率半径rを有する曲面により上記コーナ部2aが構成された場合について示したが、異なる曲率半径rを有する曲面を連ねたものであってもよい。また、微視的にみれば曲面により構成されているとはいえなくても、全体的にみて曲面として認識できるものも上記の「曲面」の概念に含まれる。

【0051】次に、図12を参照して、上記の実施の形態1の場合と同様の方法でCu配線層4と下地層3とを形成し、これらの上に、スパッタリング法などを用いて、200nm程度の厚みのTiWN層6aを形成する。そして、上記の実施の形態1の場合と同様に、TiWN層6aにCMP処理を施す。それにより、図10に示されるように、トレンチ2内に、トレンチ2の側壁上端コーナ部2a上に延在するようにキャップ層6を形成することが可能となる。

【0052】次に、図13を用いて、本実施の形態3の変形例について説明する。図13に示されるように、本変形例では、キャップ層6とCu配線層4との間に密着層5が形成されている。それにより、上記の実施の形態1の場合よりもさらにキャップ層6の剥離を抑制することが可能となると考えられる。なお、本変形例においても、上記の実施の形態2の場合のような反応層8を形成

してもよい。

【0053】以上のように、この発明の実施の形態について説明を行なったが、今回開示された実施の形態はすべての点で例示であって制限的なものではないと考えられるべきである。本発明の範囲は特許請求の範囲によって示され、特許請求の範囲と均等の意味および範囲内でのすべての変更が含まれることが意図される。

【0054】

【発明の効果】以上説明したように、この発明に係る半導体装置の1つの局面では、配線層上に密着層が形成され、この密着層上にキャップ層が形成される。密着層としては、キャップ層および配線層との密着強度が大きい材質が選択されるので、密着層の存在によりキャップ層の剥離を効果的に抑制することが可能となる。それにより、キャップ層の剥離に起因して配線層の上面が酸化されることを効果的に抑制することが可能となり、配線欠陥の発生を効果的に抑制することが可能となる。その結果、従来よりも歩留りを向上させることが可能となるとともに、配線寿命をも向上させることが可能となる。

【0055】なお、上記の密着層が、該密着層と配線層との密着強度が配線層とキャップ層との密着強度よりも大きく、かつ酸化物の成長速度が配線層におけるそれよりも小さい材質により構成された場合には、キャップ層の剥離を効果的に抑制できるばかりでなく、かかる密着層の存在により配線層の上面が酸化されることをも抑制することが可能となる。

【0056】また、キャップ層と配線層との間に、密着層と配線層とを反応させることによる反応層を形成した場合には、この反応層が配線層の材料と密着層の材料との相互拡散により形成されることから、上記の場合よりもさらに効果的にキャップ層の剥離を抑制することが可能となる。

【0057】また、上記の密着層はすべて反応層に変換されてもよく、この場合にも、密着層と配線層との間に反応層が形成された場合と同様に、効果的にキャップ層の剥離を抑制することが可能となる。

【0058】この発明に係る半導体装置の他の局面では、絶縁層に形成されたトレンチの側壁上端コーナ部を丸めている。そして、このように丸められた側壁上端コーナ部にキャップ層を延在させている。それにより、キャップ層の周縁部と絶縁層との接触面積を、従来よりも増大させることが可能となる。それにより、従来例において懸念されていたキャップ層の周縁部における応力集中を緩和でき、従来例よりもキャップ層の剥離を抑制することが可能となる。

【0059】なお、上記の側壁上端コーナ部は2～20nm程度の曲率半径を有する曲面により構成されることが好ましく、曲率半径をこのような範囲内とすることにより、容易に実現可能でありかつ半導体装置の微細化に

際しても支障をきたさないという効果が得られる。

【図面の簡単な説明】

【図1】 この発明の実施の形態1における半導体装置の配線構造を示す断面図である。

【図2】 図1に示される配線構造の製造工程の第1工程を示す断面図である。

【図3】 図1に示される配線構造の製造工程の第2工程を示す断面図である。

【図4】 図1に示される配線構造の製造工程の第3工程を示す断面図である。

【図5】 図1に示される配線構造の製造工程の第4工程を示す断面図である。

【図6】 図1に示される配線構造の製造工程の第5工程を示す断面図である。

【図7】 この発明の実施の形態1における配線構造が適用された半導体装置(DRAM)の部分断面図である。

【図8】 この発明の実施の形態2における半導体装置の配線構造を示す断面図である。

【図9】 図8に示される配線構造の変形例を示す断面図である。

【図10】 この発明の実施の形態3における半導体装置の配線構造を示す断面図である。

【図11】 (a)は図10に示される配線構造の製造工程の第1工程を示す断面図である。(b)は(a)におけるトレンチの側壁上端コーナ部を拡大した図である。

【図12】 図10に示される配線構造の製造工程の第2工程を示す断面図である。

【図13】 図10に示される配線構造の変形例を示す断面図である。

【図14】 従来の半導体装置における配線構造の一例を示す断面図である。

【図15】 図14に示される配線構造の製造工程の第1工程を示す断面図である。





【図16】 図14に示される配線構造の製造工程の第2工程を示す断面図である。

【図17】 図14に示される配線構造の製造工程の第3工程を示す断面図である。


【図18】 図14に示される配線構造の製造工程の第4工程を示す断面図である。

【符号の説明】


1, 12a, 12b 絶縁層、2, 11a, 11b, 23 トレンチ、2a側壁上端コーナ部、3, 19 下地層、3a TiN層、4, 20 Cu配線層、4a Cu層、5, 21 密着層、5a Ti層、6, 22 キャップ層、6a TiWN層、7 リセス部、8 反応層。




【図16】



【図17】



【図18】



フロントページの続き

(72) 発明者 豊田 吉彦
東京都千代田区丸の内二丁目2番3号 三
菱電機株式会社内